QtRvSim

What is QtRvSim?

QtRvSim is built for learning how a RISC-V processor executes a program. Its graphical core view places instructions alongside the processor datapath, while register and control-status panels expose machine state. It is useful for computer-architecture lessons that need more than an assembly listing: the same program can be explored with different pipeline, cache and hazard-handling presets.

Start a new simulation and choose a simple single-cycle model or a five-stage pipeline. The Example action loads a sample assembly program, while Start empty opens an editor for your own code. A basic integrated assembler handles small assembly exercises; precompiled, statically linked RISC-V ELF programs provide another input route.

The linked Windows release is the 0.9.9 ZIP archive, not an installer. The publisher instructs users to extract it and run qtrvsim.exe from the extracted folder. Its general manual lists Windows 7 or later, but that statement is not a verified minimum for this particular build: the release notes also describe a move to Qt 6 by default. Exact host architecture and per-version Windows compatibility have not been confirmed here.

Instruction coverage matters when choosing exercises. The publisher documents no compressed-instruction or floating-point support, and the integrated assembler implements only a subset of GNU assembler directives. Use supported integer-target programs rather than assuming that every RISC-V executable will run.

Product images